civilinfrastructureplatform:ciptesting:cipreferencehardware
Differences
This shows you the differences between two versions of the page.
| Both sides previous revision Previous revision Next revision | Previous revision Next revision Both sides next revision | ||
|
civilinfrastructureplatform:ciptesting:cipreferencehardware [2022/07/12 08:04] nobuhiro.iwamatsu |
civilinfrastructureplatform:ciptesting:cipreferencehardware [2023/07/18 20:34] jki-siemens Add 6.1, move qemu riscv64 under supported |
||
|---|---|---|---|
| Line 8: | Line 8: | ||
| The current list of reference hardware for the CIP project is: | The current list of reference hardware for the CIP project is: | ||
| - | | | ^ Supported Kernels |||||| | + | | | ^ Supported Kernels |||||||| |
| - | ^ Platform ^ Architecture ^ SLTS v4.4 ^ SLTS v4.4-rt ^ SLTS v4.19 ^ SLTS v4.19-rt ^ SLTS v5.10 ^ SLTS v5.10-rt | | + | ^ Platform ^ Architecture ^ SLTS v4.4 ^ SLTS v4.4-rt ^ SLTS v4.19 ^ SLTS v4.19-rt ^ SLTS v5.10 ^ SLTS v5.10-rt ^ STLS v6.1 ^ SLTS v6.1-rt | |
| | AM335x Beaglebone Black | Armv7 | Y | Y<sup>1</sup> | Y | Y<sup>1</sup> | Y | T | | | AM335x Beaglebone Black | Armv7 | Y | Y<sup>1</sup> | Y | Y<sup>1</sup> | Y | T | | ||
| | Cyclone V DE0-Nano-SoC Development Kit | Armv7 | N | N | Y | Y<sup>1</sup> | Y | T | | | Cyclone V DE0-Nano-SoC Development Kit | Armv7 | N | N | Y | Y<sup>1</sup> | Y | T | | ||
| - | | QEMU | x86_64 | Y | Y<sup>1</sup> | Y | Y<sup>1</sup> | Y | T | | + | | QEMU | x86_64 | Y | Y<sup>1</sup> | Y | Y<sup>1</sup> | Y | T | Y | Y | |
| - | | ::: | Armv7(virt/cortex-a15) | Y | Y<sup>1</sup> | Y | Y<sup>1</sup> | Y | T | | + | | ::: | Armv7(virt/cortex-a15) | Y | Y<sup>1</sup> | Y | Y<sup>1</sup> | Y | T | Y | Y | |
| - | | ::: | Armv8(virt/cortex-a53) | Y | Y<sup>1</sup> | Y | Y<sup>1</sup> | Y | T | | + | | ::: | Armv8(virt/cortex-a53) | Y | Y<sup>1</sup> | Y | Y<sup>1</sup> | Y | T | Y | Y | |
| + | | ::: | riscv64 | N | N | N | N | Y | N | Y | N | | ||
| | [[civilinfrastructureplatform:ciptesting:cipreferencehardware:iwg20m|RZ/G1M iWave Qseven Development Kit]] | Armv7 | Y | Y<sup>2</sup> | Y | Y<sup>2</sup> | Y | Y | | | [[civilinfrastructureplatform:ciptesting:cipreferencehardware:iwg20m|RZ/G1M iWave Qseven Development Kit]] | Armv7 | Y | Y<sup>2</sup> | Y | Y<sup>2</sup> | Y | Y | | ||
| | [[civilinfrastructureplatform:ciptesting:cipreferencehardware:hihope-rzg2m|RZ/G2M HopeRun HiHope]] | Armv8 | N | N | Y | Y<sup>2</sup> | Y | Y | | | [[civilinfrastructureplatform:ciptesting:cipreferencehardware:hihope-rzg2m|RZ/G2M HopeRun HiHope]] | Armv8 | N | N | Y | Y<sup>2</sup> | Y | Y | | ||
| - | | SIMATIC IPC227E | x86-64 | N | N | Y | Y<sup>1</sup> | Y | Y | | + | | SIMATIC IPC227E | x86-64 | N | N | Y | Y<sup>1</sup> | Y | Y | Y | Y | |
| - | | OpenBlocks IoT VX2 | x86-64 | N | N | Y | Y<sup>1</sup> | Y | T | | + | | OpenBlocks IoT VX2 | x86-64 | N | N | Y | Y<sup>1</sup> | Y | T | Y | T | |
| | Zynq UltraScale+ MPSoC ZCU102 Evaluation Kit | Armv8 | N | N | T | T<sup>1</sup> | Y | Y | | | Zynq UltraScale+ MPSoC ZCU102 Evaluation Kit | Armv8 | N | N | T | T<sup>1</sup> | Y | Y | | ||
| Line 26: | Line 27: | ||
| <sup>2</sup> Tested with Real-Time enabled Kernel configuration | <sup>2</sup> Tested with Real-Time enabled Kernel configuration | ||
| + | ===== Candidate Reference Hardware ===== | ||
| + | The following platforms have been submitted to the CIP TSC for consideration to become an official CIP reference platform: | ||
| + | | | ^ Proposed Kernel Support |||||| | ||
| + | ^ Platform ^ Architecture ^ SLTS v4.4 ^ SLTS v4.4-rt ^ SLTS v4.19 ^ SLTS v4.19-rt ^ SLTS v5.10 ^ SLTS v5.10-rt | | ||
| + | | Renesas RZ/Five EVK | riscv64 | N | N | N | N | Y | T | | ||
| + | Notation: Y: Supported, N: Not Supported, T: Not Supported but Testing is done | ||
civilinfrastructureplatform/ciptesting/cipreferencehardware.txt · Last modified: 2023/09/26 13:41 by jki-siemens
Page Tools
Except where otherwise noted, content on this wiki is licensed under the following license: CC Attribution-Noncommercial-Share Alike 4.0 International
